

### DS1258Y/AB 128k x 16 Nonvolatile SRAM

#### www.maxim-ic.com

### **FEATURES**

- 10-year minimum data retention in the absence of external power
- Data is automatically protected during a power loss
- Separate upper byte and lower byte chip select inputs
- Unlimited write cycles
- Low-power CMOS
- Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full  $\pm 10\%$  operating range (DS1258Y)
- Optional ±5% operating range (DS1258AB)

### **PIN ASSIGNMENT**

CEU	1	40	$V_{CC}$
CEL	2	39	WE
DQ15	3	38	A16
DQ14	4	37	A15
DQ13	5	36	A14
DQ12	6	35	A13
DQ11	7	34	A12
DQ10	8	33	A11
DQ9	9	32	A10
DQ8	10	31	A9
GND	11	30	GND
DQ7	12	29 ■	A8
DQ6	13	28	Α7
DQ5	14	27	A6
DQ4	15	26 ■	A5
DQ3	16	25	A4
DQ2	17	24	А3
DQ1	18	23	A2
DQ0	19	22	A1
ŌĒ	20	21	Α0

40-Pin ENCAPSULATED PACKAGE 740-mil EXTENDED

### PIN DESCRIPTION

A0 - A16	- Address Inputs
DQ0 - DQ15	- Data In/Data Out
CEU	- Chip Enable Upper Byte
CEL	- Chip Enable Lower Byte
$\overline{ ext{WE}}$	- Write Enable
<del>OE</del>	- Output Enable
$V_{CC}$	- Power (+5V)
GND	- Ground

### DESCRIPTION

The DS1258 128k x 16 Nonvolatile SRAMs are 2,097,152-bit fully static, nonvolatile SRAMs, organized as 131,072 words by 16 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP-package DS1258 devices can be used in place of solutions which build nonvolatile 128k x 16 memory by utilizing a variety of discrete components. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

1 of 8 072601

### **READ MODE**

The DS1258 devices execute a read cycle whenever  $\overline{\text{WE}}$  (Write Enable) is inactive (high) and either/both of  $\overline{\text{CEU}}$  or  $\overline{\text{CEL}}$  (Chip Enables) are active (low) and  $\overline{\text{OE}}$  (Output Enable) is active (low). The unique address specified by the 17 address inputs (A0-A16) defines which of the 131,072 words of data is accessed. The status of  $\overline{\text{CEU}}$  and  $\overline{\text{CEL}}$  determines whether all or part of the addressed word is accessed. If  $\overline{\text{CEU}}$  is inactive with  $\overline{\text{CEL}}$  inactive, then only the upper byte of the addressed word is accessed. If  $\overline{\text{CEU}}$  is inactive with  $\overline{\text{CEL}}$  active, then only the lower byte of the addressed word is accessed. If both the  $\overline{\text{CEU}}$  and  $\overline{\text{CEL}}$  inputs are active (low), then the entire 16-bit word is accessed. Valid data will be available to the 16 data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that  $\overline{\text{CEU}}$ ,  $\overline{\text{CEL}}$  and  $\overline{\text{OE}}$  access times are also satisfied. If  $\overline{\text{CEU}}$ ,  $\overline{\text{CEL}}$ , and  $\overline{\text{OE}}$  access times are not satisfied, then data access must be measured from the later occurring signal, and the limiting parameter is either  $t_{CO}$  for  $\overline{\text{CEU}}$ ,  $\overline{\text{CEL}}$ , or  $t_{OE}$  for  $\overline{\text{OE}}$  rather than address access.

### WRITE MODE

The DS1258 devices execute a write cycle whenever  $\overline{\text{WE}}$  and either/both of  $\overline{\text{CEU}}$  or  $\overline{\text{CEL}}$  are active (low) after address inputs are stable. The unique address specified by the 17 address inputs (A0-A16) defines which of the 131,072 words of data is accessed. The status of  $\overline{\text{CEU}}$  and  $\overline{\text{CEL}}$  determines whether all or part of the addressed word is accessed. If  $\overline{\text{CEU}}$  is active with  $\overline{\text{CEL}}$  inactive, then only the upper byte of the addressed word is accessed. If  $\overline{\text{CEU}}$  is inactive with  $\overline{\text{CEL}}$  active, then only the lower byte of the addressed word is accessed. If both the  $\overline{\text{CEU}}$  and  $\overline{\text{CEL}}$  inputs are active (low), then the entire 16-bit word is accessed. The write cycle is terminated by the earlier rising edge of  $\overline{\text{CEU}}$  and/or  $\overline{\text{CEL}}$ , or  $\overline{\text{WE}}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{\text{WE}}$  must return to the high state for a minimum recovery time (twr) before another cycle can be initiated. The  $\overline{\text{OE}}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled ( $\overline{\text{CEU}}$  and/or  $\overline{\text{CEL}}$ , and  $\overline{\text{OE}}$  active) then  $\overline{\text{WE}}$  will disable the outputs in topw from its falling edge.

### **READ/WRITE FUNCTION** Table 1

ŌE	WE	CEL	CEU	V <sub>CC</sub> CURRENT	DQ0-DQ7	DQ8-DQ15	CYCLE PERFORMED
Н	Н	X	X	$I_{CCO}$	High-Z	High-Z	Output Disabled
L	Н	L	L		Output	Output	
L	Н	L	Н	$I_{CCO}$	Output	High-Z	Read Cycle
L	Н	Н	L		High-Z	Output	
X	L	L	L		Input	Input	
X	L	L	Н	$I_{CCO}$	Input	High-Z	Write Cycle
X	L	Н	L		High-Z	Input	
X	X	Н	Н	$I_{CCS}$	High-Z	High-Z	Output Disabled

### DATA RETENTION MODE

The DS1258AB provides full functional capability for  $V_{CC}$  greater than 4.75 volts, and write protects by 4.5 volts. The DS1258Y provides full functional capability for  $V_{CC}$  greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor  $V_{CC}$ . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high

impedance. As  $V_{CC}$  falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when  $V_{CC}$  rises above approximately 3.0 volts, the power switching circuit connects external  $V_{CC}$  to RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 4.75 volts for the DS1258AB and 4.5 volts for the DS1258Y.

### FRESHNESS SEAL

The DS1258 devices are shipped from Dallas Semiconductor with the lithium energy sources disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{TP}$ , the lithium energy source is enabled for battery backup operation.

### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground

Operating Temperature

Storage Temperature

O°C to 70°C

-40°C to +70°C

Soldering Temperature

260°C for 10 seconds

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

						,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1258AB Power Supply Voltage	$V_{CC}$	4.75	5.0	5.25	V	
DS1258AB Power Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	
Logic 1	V <sub>IH</sub>	2.2		$V_{CC}$	V	
Logic 0	$V_{IL}$	0.0		+0.8	V	

# DC ELECTRICAL CHARACTERISTICS

( $V_{CC}$ =5 $V \pm 5\%$  for DS1258AB)

( $t_{\Lambda}$ : 0°C to 70°C)

(t<sub>A</sub>:  $0^{\circ}$ C to  $70^{\circ}$ C) (V<sub>CC</sub>=5V  $\pm$  10% for DS1258Y)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	$I_{IL}$	-2.0		+2.0	μΑ	
I/O Leakage Current $\overline{CE} \ge V_{IH} \le V_{CC}$	$I_{IO}$	-1.0		+1.0	μA	
Output Current @ 2.4V	$I_{OH}$	-1.0			mA	
Output Current @ 0.4V	$I_{OL}$	2.0			mA	
Standby Current CEU, CEL = 2.2V	I <sub>CCS1</sub>		0.7	1.5	mA	
Standby Current $\overline{\text{CEU}}$ , $\overline{\text{CEL}} = V_{\text{CC}} - 0.5 \text{V}$	I <sub>CCS2</sub>		150	300	μA	
Operating Current	I <sub>CCO1</sub>			170	mA	
Write Protection Voltage (DS1258AB)	$V_{TP}$	4.50	4.62	4.75	V	
Write Protection Voltage (DS1258Y)	$V_{TP}$	4.25	4.37	4.5	V	

**CAPACITANCE**  $(t_A=25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_{IN}$		20	25	pF	
Input/Output Capacitance	C <sub>I/O</sub>		5	10	pF	


# AC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub>=5V  $\pm$ 5% for DS1258AB)


 $(t_A: 0^{\circ}C \text{ to } 70^{\circ}C) (V_{CC}=5V \pm 10\% \text{ for DS1258Y})$ 

		DS1258AB-70 DS1258Y-70		DS1258AB-100 DS1258Y-100			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	$t_{RC}$	70		100		ns	
Access Time	t <sub>ACC</sub>		70		100	ns	
OE to Output Valid	$t_{OE}$		35		50	ns	
CE to Output Valid	$t_{CO}$		70		100	ns	
OE or CE to Output Valid	t <sub>COE</sub>	5		5		ns	5
Output High Z from Deselection	$t_{\mathrm{OD}}$		25		35	ns	5
Output Hold from Address Change	t <sub>OH</sub>	5		5		ns	
Write Cycle Time	$t_{ m WC}$	70		100		ns	
Write Pulse Width	$t_{\mathrm{WP}}$	55		75		ns	3
Address Setup Time	$t_{AW}$	0		0		ns	
Write Recovery Time	$t_{ m WR1}$ $t_{ m WR2}$	5 15		5 15		ns ns	12 13
Output High Z from WE	t <sub>ODW</sub>		25		35	ns	5
Output Active from WE	$t_{ m OEW}$	5		5		ns	5
Data Setup Time	$t_{ m DS}$	30		40		ns	4
Data Hold Time	t <sub>DH1</sub> t <sub>DH2</sub>	0 10		0 10		ns ns	12 13

### **READ CYCLE**




## WRITE CYCLE 1




SEE NOTE 2, 3, 4, 6, 7, 8 AND 12

### **WRITE CYCLE 2**



### POWER-DOWN/POWER-UP CONDITION



### POWER-DOWN/POWER-UP TIMING

 $(t_A: 0^{\circ}C \text{ to } 70^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{\text{CEU}}$ , $\overline{\text{CEL}}$ at $V_{IH}$ before Power-Down	$t_{\mathrm{PD}}$	0			μs	11
$V_{CC}$ slew from $V_{TP}$ to $0V$	$t_{\mathrm{F}}$	300			μs	
$V_{CC}$ slew from $0V$ to $V_{TP}$	$t_R$	300			μs	
CEU , CEL at V <sub>IH</sub> after Power-Up	$t_{ m REC}$	2		125	ms	

 $(t_A=25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	$t_{DR}$	10			years	9

### **WARNING:**

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

### **NOTES:**

- 1.  $\overline{\text{WE}}$  is high for a Read Cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CEU}$  or  $\overline{CEL}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CEU}$ ,  $\overline{CEL}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CEU}$ ,  $\overline{CEL}$  or  $\overline{WE}$  going high.
- 4.  $t_{DS}$  is measured from the earlier of  $\overline{CEU}$  or  $\overline{CEL}$  or  $\overline{WE}$  going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the  $\overline{\text{CEU}}$  or  $\overline{\text{CEL}}$  low transition occurs simultaneously with or later than the  $\overline{\text{WE}}$  low transition in the output buffers remain in a high impedance state during this period.
- 7. If the  $\overline{\text{CEU}}$  or  $\overline{\text{CEL}}$  high transition occurs prior to or simultaneously with the  $\overline{\text{WE}}$  high transition, the output buffers remain in high impedance state during this period.

- 8. If  $\overline{\text{WE}}$  is low or the  $\overline{\text{WE}}$  low transition occurs prior to or simultaneously with the  $\overline{\text{CEU}}$  or  $\overline{\text{CEL}}$  low transition, the output buffers remain in a high impedance state during this period.
- 9. Each DS1258 has a built-in switch that disconnects the lithium source until V<sub>CC</sub> is first applied by the user. The expected t<sub>DR</sub> is defined as accumulative time in the absence of V<sub>CC</sub> starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range 0°C to 70°C.
- 11. In a power-down condition the voltage on any pin may not exceed the voltage on V<sub>CC</sub>.
- 12.  $t_{WR1}$ ,  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 13. t<sub>WR2</sub>, t<sub>DH2</sub> are measured from  $\overline{\text{CEU}}$  OR  $\overline{\text{CEL}}$  going high

### DC TEST CONDITIONS

Outputs Open Cycle = 200 ns

All voltages are referenced to ground

### **AC TEST CONDITIONS**

Output Load: 100 pF + 1TTL Gate

Input Pulse Levels:


0.0 to 3.0 volts

Timing Measurement Reference Levels


Input: 1.5V Output: 1.5V


Input pulse Rise and Fall Times: 5 ns


### ORDERING INFORMATION



## DS1258Y/AB NONVOLATILE SRAM 40-PIN, 740-MIL EXTENDED MODULE







PKG	40-PIN				
DIM	MIN	MAX			
A IN.	2.080	2.100			
MM	52.83	53.34			
B IN.	0.715	0.740			
MM	18.16	18.80			
C IN.	0.345	0.365			
MM	8.76	9.27			
D IN.	0.085	0.115			
MM	2.16	2.92			
E IN.	0.015	0.030			
MM	0.38	0.76			
F IN.	0.120	0.160			
MM	3.05	4.06			
G IN.	0.090	0.110			
MM	2.29	2.79			
H IN.	0.590	0.630			
MM	14.99	16.00			
J IN.	0.008	0.012			
MM	0.20	0.30			
K IN.	0.015	0.025			
MM	0.43	0.58			